OUTPUT BUFFER CIRCUIT

Publication number: JP2114718
Publication date: 1990-04-26

Inventor: ENDO MASAYUKI; SUNAI SHIGEMI

Applicant: NIPPON ELECTRIC CO

Classification:

- international: H03K17/16; H03K19/00; H03K19/0185; H03K19/0948;

H03K17/16; H03K19/00; H03K19/0185; H03K19/0948;

(IPC1-7): H03K17/16; H03K19/0185; H03K19/0948


- European: H03K19/00P4


Application number: JP19880269676 19881025 Priority number(s): JP19880269676 19881025

Report a data error here

Abstract of JP2114718

PURPOSE: To prevent malfunction of a circuit and to reduce current consumption by staggering the rise and fall times of gate inputs of a p-channel MOS transistor(TR) and an nchannel MOS TR so as to prevent overlapping and thereby preventing a through-current from flowing to the output. CONSTITUTION: When a potential at an input terminal 11, that is, at a point A1 rises from a low level to a high level, a potential at an output point C1 of a NOR gate 2 is descended. When an output of a low trip inverter 3 descended, the potential at an output of a NAND gate 1, that is, the potential of a point B1 is descended. Thus, the potential of the point B1 is being descended after the potential at the point C1 is sufficiently descended. An n-channel MOS TR Q2 is turned off at the trailing of the point C1 and a p-channel TR Q1 is first turned on at the rise of the point B1. Then a through-current flowing through the TRs Q1, Q2 is almost interrupted.





Data supplied from the esp@cenet database - Worldwide